By Topic

An exercise in formally based circuit synthesis from a behavioural specification in interval temporal logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
R. Elliott ; Sch. of Inf. Syst., East Anglia Univ., Norwich, UK

Interval Temporal Logic (ITL) has been proposed as a vehicle for high level behavioural specification of digital circuits. This paper considers, by means of an example, how a circuit definition might be synthesised based on detailed analysis of a specification expressed in ITL, and compares the result with that generated by an automated synthesis tool

Published in:

EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference.

Date of Conference:

5-8 Sep 1994