An exercise in formally based circuit synthesis from a behavioural specification in interval temporal logic | IEEE Conference Publication | IEEE Xplore