By Topic

High speed regenerator-section terminating LSI operating up to 2.5 Gbit/s using 0.5 μm Si bipolar standard-cell technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
K. Kawai ; NTT LSI Labs., Kanagawa, Japan ; K. Koike ; H. Ichino ; Y. Kobayashi

A 2.5 Gbit/s 5.6 Kgate LSI for the STM-64 regenerator-section terminator was fabricated using bipolar standard-cell technology for gigabit per second operation. The technology features high performance cell design and LSI layout design based on an accurate timing analysis. The LSI achieves twice the bit rate and half the power dissipation of reported LSIs

Published in:

Electronics Letters  (Volume:31 ,  Issue: 10 )