By Topic

A framework-based realization of an environment for formal hardware verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wagner, F.R. ; Inst. de Inf., Univ. Fed. Rio Grande do Sul, Porto Alegre, Brazil

The framework-based realization of the PREVAIL-DM design environment, oriented for formal hardware verification, is discussed. PREVAIL-DM integrates proof tools around a coarse-grain conceptual schema based on VHDL. Tools are integrated according to a black-box approach. Methods to be applied on the design objects are oriented to the application semantics and maintain schema-related integrity constraints. PREVAIL-DM is implemented on the Cadlab framework and uses most of its main features. The use of framework facilities in the implementation of the environment, and specially the aspects of data modeling, total integration, consistency checking, and access management, are discussed

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993