By Topic

Automatic generation algorithms, experiments and comparisons of self-checking PLA schemes using parity codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Boudjit, M. ; Reliable Integrated Syst. Group, IMAG/TIMA, Grenoble, France ; Nicolaidis, M. ; Torki, K.

Self-checking circuits ensure concurrent error detection by means of hardware redundancy. An important drawback of self-checking circuits is that they involve a significant increasing of the circuit area. Recent experiments on Berger-code encoded PLAs result on 46.9% average area overhead. In order to decrease this overhead, the authors present a tool that generates self-checking PLAs using parity encoding for the product terms and the outputs. This tool has been used for experimenting on several benchmark PLAs. In these experiments the authors retain for each PLA case the scheme involving the lower area overhead. Thus the mean overhead is reduced from 46.9% [TCR 91] to 37.2% (24.9% if a PLA named misex3 is not included)

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993