Partial reset: An inexpensive design for testability approach

A design for testability (DFT) method called partial reset is studied. Reset lines are added to a subset of the flip-flops. partial reset improves the fault coverage of sequential circuit, on the average, by 15% over the fault coverage of the original circuit. This approach has lower overhead in terms of test application time and hardware area when compared to scan techniques. This method has been tested on the 1989 ISCAS sequential benchmark circuits and favorable results have been obtained.<
>