By Topic

A cell placement procedure that utilizes circuit structural properties

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tsay, Y.-W. ; Dept. of Comput. Sci., Tsing Hua Univ., Hsin-Chu, Taiwan ; Wu, A.C.H. ; Youn-Long Lin

A cell placement method for two-based chip layout is proposed. The proposed method utilizes the structural properties of its input circuits to guide the placement process. The algorithm first extracts the strongly connected subcircuits called cones from the circuit and then groups small cones called fragments further in order to reduce the number of extracted cones. The algorithm then performs a macrocell placement on cones which are treated as soft macros, followed by mapping the resulting macrocell placement into a cell-row placement. Finally, the algorithm applies a simulated-annealing procedure to refine the row-based placement. By utilizing the structural properties of the design, the method is fast and is able to produce a higher quality placement compared to other straightforward placement methods

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993