Cart (Loading....) | Create Account
Close category search window
 

A high density datapath compiler mixing random logic with optimized blocks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ammar, L.B. ; Lab. MASI CA ; Greiner, A.

A datapath compiler providing high transistor density is described. A designer can mix random logic with optimized blocks in the same bit-sliced structure thanks to a dedicated datapath library. Automatic placement is performed according to the structural input description. Minimized cost functions are total wire length and track density. Track assignment, dealing with virtual terminals, uses a divide and conquer approach to perform efficient over-cell routing. In order to provide process-independence, a symbolic layout approach is used. This tool has been successfully used to design several high performance datapaths

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.