By Topic

Coherent optimization strategies for multilevel synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Sakouti, K. ; Inst. Nat. Polytech. de Grenoble, France ; Abouzeid, P. ; Belrhiti, M. ; Crastes, M.
more authors

It is shown that coherent optimization strategies for multilevel synthesis should rely on a good link between the factorization, the technology mapping and the netlist optimization. Factorization options are shown to play a key role. The technology mapping should optimize both area and critical path and only netlist structure preserving optimization techniques (buffer insertion, gate replication) should be applied first. Only in a last step resynthesis of critical areas based on a local view is applied. The approach has been experimented on set of large combinational benchmarks

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993