Cart (Loading....) | Create Account
Close category search window
 

Results of analyzing VLSI interconnect structures by a methodology based on mixed frequency-time domain

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Perdomo, S. ; Center for Applied Microelectron., Univ. of Las Palmas de Gran Canaria, Spain ; Nunez, A.

The results of the analysis, from a digital point of view, of some interconnection structures in GaAs integrated circuits are presented. These results are given in graphical format, as engineering charts, to assist designers, and with a polynomial fitting useful for timing analysis. In addition to computing timing parameters such as propagation time and signed slopes (waveforms), the methodology also provides estimations of noise and crosstalk levels

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.