System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

A skew assumption logic simulation technique for potential spike detection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Oguri, S. ; Mitsubishi Electric Corp., Japan ; Okabe, T. ; Murai, S. ; Hosomi, S.
more authors

A simulation technique that a set of signal transitions which may cause the simulated circuit to exhibit incorrect behavior by assuming event skew is described. Incorporation of timing check primitive enables detailed timing error messages composed of the past signal transitions at the primary inputs which cause the error, the internal gate which generates the potential spike signal and the internal signal transitions related to the error. The logic simulator on which the novel simulation technique is installed helps designers to find hazardous designs in the circuit under verification. LSIs verified by using the simulator are free from timing skew troubles on the bench of ATE (Automatic Test Equipment)

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993