By Topic

ASIC implementation of complex image processing algorithms using silicon compilation techniques [for biomedical application]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The design of an ASIC realizing an image processing algorithm as part of a biomedical application is described. The Cathedral-II silicon compiler has been used to specify and simulate the behavior and to synthesize a hardware implementation. The high-level optimization tasks that were repaired by the performance specifications are discussed. New optimizations are introduced and the interaction of different optimization tasks are highlighted

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993