Cart (Loading....) | Create Account
Close category search window
 

Synthesis and optimization of asynchronous controllers based on extended lock graph theory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

An approach based on extended lock graph theory for synthesizing and optimizing asynchronous circuits from a signal transition graph (STG) specification with multiple transitions is presented. It enables the efficient synthesis of highly concurrent specifications, coming up with solutions where concurrency is reduced taking into account complex timing constraints and avoiding the introduction of unnecessary internal signals. It is relative to a fast logic generation method at the STG level, which permits characterization of a cost function to steer graph transformations for accurate cost measurements

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.