By Topic

Design of a discrete cosine transform circuit using the residue number system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wrzyszcz, A. ; Dept. of Electr. & Electron. Eng., Univ. of Bristol, UK ; Caban, D. ; Dagless, E.L.

The design of an integrated circuit aimed at efficient discrete cosine transform computation is presented. High performance is obtained through the use of pipelining and residue arithmetic. An approach to high-speed modular multiplication employing the periodic properties of powers of two taken modulo A is reported. The test chip is implemented using the ES2 1.5-μm CMOS process, has a die size of 29.55 mm2 and dissipates 140 mW of power. The maximum throughput is in excess of 30 MHz

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993