By Topic

A scalable high-speed current-mode winner-take-all network for VLSI neural applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Smedley, S. ; Dept. of Electron. & Electr. Eng., Univ. Coll. London, UK ; Taylor, J. ; Wilby, M.

This paper describes a very flexible, high-speed current-mode winner-take-all network (WTA) for use in artificial neural systems. Since the WTA is based on a network of identical current switching cells requiring only adjacent transistor matching, it is particularly suited to use in large systems. In addition, since the network is based on a tree structure, very little space is occupied by interconnect, thus ensuring a very compact layout. This WTA has current (matching score) inputs and provides a buffered, binary encoded voltage output

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:42 ,  Issue: 5 )