By Topic

Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
P. C. Maxwell ; Design Technol. Center, Hewlett-Packard Co., Palo Alto, CA, USA

This paper addresses problems associated with the production and interpretation of traditional fault coverage numbers. In particular, the issue of nonuniform distribution of detected faults is addressed, It is shown that when any degree of defect clustering occurs in the IC fabrication process, there is a very big difference in final quality between covering the chip evenly all over and leaving parts relatively untested, even if the coverage is the same in both cases. Empirical evidence is given to support the theory

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:14 ,  Issue: 5 )