By Topic

Single-bit error-correction circuit for ATM interfaces

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Maniatopoulos, A. ; Dept. of Electr. Eng., Patras Univ., Greece ; Antonakopoulos, T. ; Makios, V.

Cell switching systems use cyclic codes for protecting cell headers from transmission errors either by detecting multiple errors or by correcting single-bit errors. The authors present a new method for implementing single-bit forward error-correction functions by minimising the complexity of parallel CRC circuits, resulting in low hardware complexity and high operational speed. The method does not use a look-up table for determining the corrupted bit position, but implements a repetitive algorithm for matching the generated syndrome. The implementation of the proposed method to an ATM interface using field programmable gate arrays is also described

Published in:

Electronics Letters  (Volume:31 ,  Issue: 8 )