Cart (Loading....) | Create Account
Close category search window

A VHDL-based methodology for designing a Prolog processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ruz, J.J. ; Dept. de Inf. y Autom., Complutense Univ., Madrid, Spain ; Sadaoui, A. ; Ruiz-Andino, A.

The paper presents a VHDL-based simulation methodology used to design a special-purpose processor for executing Prolog programs. The presented approach allows functional verification of the design at behavioral, register transfer and structural levels as well as performance evaluation. Two logic programming formal tools are used for automatic translation and optimization from the first level through the last level: definite clause grammars (DCGs) and constraint logic programming (CLP)

Published in:

Electrotechnical Conference, 1994. Proceedings., 7th Mediterranean

Date of Conference:

12-14 Apr 1994

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.