Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Performance analysis and optimal system configuration of hierarchical two-level COMA multiprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ting-Li Hu ; Dept. of Electr. Eng., Akron Univ., OH, USA ; Sibai, F.N.

The single-bus UMA architecture with the write-once cache protocol is a simple and popular choice, however, it only works well for multiprocessors with tens of processors. For larger multiprocessors, the hierarchical COMA architecture provides excellent scalability while very well maintaining the system performance. This paper analyzes the performance of hierarchical 2-level COMA multiprocessors based on the write-once cache protocol using the modified MVA model and assuming a uniform request distribution. The results show that the hierarchical 2-level COMA architecture call support hundreds of clusters of minimal COMAs without much degradation of system performance. The trends in optimal system configurations, optimal efficiencies, and optimal speedups of 2-level COMA are also analyzed in the paper for various cache line and data sharing percentage settings

Published in:

Frontiers of Massively Parallel Computation, 1995. Proceedings. Frontiers '95., Fifth Symposium on the

Date of Conference:

6-9 Feb 1995