By Topic

Working chips from high level synthesis: a case study from industry

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hunter, R.W. ; Delco Electron. Corp., Kokomo, IN, USA ; Fuhrman, T.E. ; Thomas, D.E.

Despite intense activity in the high level synthesis research community over the past several years, to our knowledge no working fabricated chips from a general purpose high level synthesis tool have previously been reported. This paper describes the use of a high level synthesis tool to design two chips for future automotive applications. Both chips have been fabricated and tested and work correctly at speed in their target system. An FFT chip contains 176930 transistors and measures 241 by 245 mils, while a Viterbi chip contains 67790 transistors and measures 165 by 162 mils. Two weeks of combined high level synthesis for both chips replaced 9 man-months of detailed datapath schematic and control logic design

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994