By Topic

Generating the optimal graph representations from the instruction set tables of circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chen, C.Y.R. ; Dept. of Electr. & Comput. Eng., Syracuse Univ., NY, USA ; Tseng, W.-C.

In existing VLSI high-level synthesis systems, designs usually start from a hardware description language with structural information (such as structured VHDL, ISPS and HardwareC) or graph representations (such as data dependency graphs or control/data flow graphs). However, in most cases, such structured representations already “limit” or “fix” the design space and easily result in unsatisfactory implementations. In this paper a novel transformation technique is proposed to generate an optimal graph representation with structural information for the given instruction set table of a target design which does not contain any structural information and allow maximum flexibility in optimization. We first reorder and partition a given instruction set table, then a graph construction procedure is performed to extract and transform the maximal common operation sets. Finally, the local and global tuning transformations are performed to refine the graph representation. Experimental results show that performing our algorithm to generate the optimal graph representations before starting high-level synthesis tasks indeed produces much better final synthesized implementations

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994