Performance modeling of analog circuits using additive regression splines | IEEE Conference Publication | IEEE Xplore