By Topic

A methodology for analog high-level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Donnay ; Dept. Elektrotech., Katholieke Univ., Leuven, Belgium ; K. Swings ; G. Gielen ; W. Sansen

This paper presents a new methodology to automate the high-level synthesis of the analog part within mixed-signal ASICs. An architecture is generated from an analog behavioral description and a full set of specifications is determined for all the modules within that architecture. The proposed approach is illustrated with a sensor interface example

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994