By Topic

A programmable analogue CMOS chip for high speed image processing based on cellular neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kinget, P. ; ESAT, Katholieke Univ., Leuven, Heverlee, Belgium ; Steyaert, M.

This paper describes an analogue CMOS VLSI chip which implements a 4×4 continuous time cellular neural network (CNN) with programmable templates. With a new programmable current mirror circuit, the individual template values can be continuously set between 4 and 1/4 and the sign can be switched. Measurements are presented for the operation of the chip as a connected component detector, holefiller and shadow maker. It is demonstrated that this chip can be considered as an analogue programmable image processor. The programmable templates are to CNNs what instructions are to a microprocessor

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994