A 180 MHz multiple-registered DRAM for low-cost 2 MB/chip secondary cache

A Multiple-registered DRAM is described for 2 MB/chip secondary cache. 64 registers per bank of the RAM enable the data transfer from 64 dynamic memory cells to the registers simultaneously, realizing 180 MHz cache fill operation. The area increase with the architecture is only 5.4% over the conventional DRAM, which contributes to realize low-cost high-performance cache systems.<
>