A 17 /spl times/ 69 bit multiply and add unit with redundant binary feedback and single cycle latency | IEEE Conference Publication | IEEE Xplore