Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

An optimized compensation strategy for two-stage CMOS op amps

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Palmisano, G. ; Dipartimento Elettrico Elettronico e Sistemistico, Catania Univ., Italy ; Palumbo, G.

An optimized compensation strategy for two-stage Miller-compensated CMOS operational amplifiers is presented. The output conductance of the buffer which avoids the right half-plane zero is profitably used to achieve a pole-zero compensation. Indeed, thanks to a proper choice of the buffer transconductance, the compensation for the pole due to the load capacitor is reached, thus providing better frequency performance

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:42 ,  Issue: 3 )