By Topic

Improving neural hardware performance with network structural design guidelines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Naylor, D. ; Dept. of Electron. & Electr. Eng., Loughborough Univ. of Technol., UK ; Jones, S.

To realise the cost-performance benefits of specialist neural architectures, application designers must be able to effectively exploit the available hardware resources to maximise performance. This paper investigates how the structure and size of each layer in a network, mapped into a linear systolic array of neural processors, influences the performance and utilisation efficiency of the hardware. The analysis of multilayer perceptron networks reveals that those which exhibit certain structural characteristics have higher bandwidth, lower latency and make more efficient use of their hardware resources. A set of design guidelines are presented which summarise the salient structural features of these networks

Published in:

Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IEEE International Conference on  (Volume:3 )

Date of Conference:

27 Jun-2 Jul 1994