Close category search window
 

VLSI design methodologies for digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tenhunen, H. ; Signal Process. Lab., Tampere Univ. of Technol., Finland ; Vainio, O. ; Neuvo, Y.

The authors describe the DSP-ASIC (digital signal processing-application specific integrated circuit) design approaches studied at the Tampere University of Technology, Finland, in cooperation with industrial companies. Examples are presented of dedicated ASIC architectures that exploit new innovations at the algorithm level. They also present core processors that are suitable for general-purpose DSP applications, as well as one design which has been optimized for median type filter implementations. Efficient sigma/delta A/D converters are described, which can be an integral part of a DSP system. Finally, the future prospects of the CAD (computer-aided design) framework are examined

Published in:
University/Government/Industry Microelectronics Symposium, 1989. Proceedings., Eighth

Date of Conference: 12-14 Jun 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.