By Topic

The superscalar architecture of the MC68060

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Circello, J. ; Motorola Inc., Phoenix, AZ, USA ; Edgington, G. ; McCarthy, D. ; Gay, J.
more authors

As the newest member of the 68000 microprocessor family, the MC68060 microprocessor offers a cost-effective, power-thrifty solution for high-performance embedded processing applications. This article focuses on its microarchitectural features, such as superscalar pipeline implementation, that enable it to achieve its high-performance objectives while maintaining 68000 user-code compatability. Running at 50 and 66 MHz, the first 3.3V implementations achieve 103 Dhrystone MIPS performance at 66 MHz

Published in:

Micro, IEEE  (Volume:15 ,  Issue: 2 )