By Topic

Latent design faults in the development of the Multiflow TRACE/200

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Colwell, R.P. ; Intel Corp., Hillsboro, OR, USA ; Lethin, R.A.

Several examples of design faults that appeared during the development of the Multiflow TRACE/200 series of minisupercomputers are discussed. The design flaws generally fell into a few categories: interface mis-assumptions, instruction cache, parity-related, designer errors, CAD tools, and defective part designs (especially ground-bounce). Examples of bugs in each category are given. Random diagnostics were particularly helpful in detecting several fault classes. The authors conclude with a classification of the severity and time history of the bug categories

Published in:

Reliability, IEEE Transactions on  (Volume:43 ,  Issue: 4 )