By Topic

High performance classification of image data through the parallel realisation of pyramidal processing structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
C. C. Allgrove ; Electron. Eng. Labs., Kent Univ., UK ; K. D. Cowley ; M. C. Fairhurst

This paper addresses a number of important issues related to the specification and implementation of high performance algorithms for pattern classification. In particular, performance is optimised by efficient implementation using a parallel processing computational infrastructure and the specification of techniques which allow the opportunity for an effective pattern rejection mechanism and a means for decision making at the earliest stage in the processing chain consistent with avoiding degradation of recognition performance. The techniques proposed are general purpose and may be applied to hierarchical pyramidal structures of any order

Published in:

Parallel Architectures for Image Processing, IEE Colloquium on

Date of Conference: