By Topic

Design and performance analysis of an output-buffering ATM switch with complexity of O(Nlog2N)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. Y. Awdeh ; Dept. of Electr. Eng., Queen's Univ., Kingston, Ont., Canada ; M. T. Mouftah

Despite their excellent performance, most existing output buffering ATM switches suffer from high implementation complexity. A deflection-routing ATM switch that achieves output buffering is described. The switch is based on multi-layering of single-stage interconnection networks. An analytical model for the performance evaluation of the switch is developed. It is shown that for arbitrary small cell loss probabilities, the complexity of the switch is of O(log 2N). Furthermore, the proposed switch is fair and preserves cell-sequencing. The switch is shown to compare well with some known ATM switch architectures

Published in:

Communications, 1994. ICC '94, SUPERCOMM/ICC '94, Conference Record, 'Serving Humanity Through Communications.' IEEE International Conference on

Date of Conference:

1-5 May 1994