By Topic

A built-in self-test approach for medium to high-resolution digital-to-analog converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Arabi, K. ; Dept. of Electr. & Comput. Eng., Ecole Polytech. de Montreal, Que., Canada ; Kaminska, B. ; Rzeszut, J.

A test approach and circuitry suitable for built-in self-test (BIST) of medium to high-resolution digital-to-analog (D/A) converter are described. Offset, gain, linearity and differential linearity errors are tested without using mixed-mode or logic test equipment. The proposed BIST structure presents a compromise between test cost, area overhead and test time. The BIST circuitry has been designed using CMOS 1.2 μm technology. The simulations performed show that the BIST is applicable for testing D/A converters up to 16-bits resolution. By a minor modification the test structure would be able to localize the fail situation and to test all D/A converters on the chip

Published in:

Test Symposium, 1994., Proceedings of the Third Asian

Date of Conference:

15-17 Nov 1994