Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

High performance modular arithmetic using an RNS based chipset

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Schwemmlein, J. ; Inst. for Appl. Inf. Process. & Commun., Graz Univ. of Technol., Austria ; Posch, R. ; Posch, K.C.

This paper presents a distributed computing architecture capable of performing long integer arithmetic. Special attention is given to module multiplication. To avoid carry propagation delays, the design makes use of RNS arithmetic. In RNS, additions and multiplications can be computed in parallel. Several VLSI processing elements are grouped together, each holding one RNS digit. These devices exchange information on a data bus. Instructions sequenced by an additional chip control synchronized execution. Thus, the system can be seen as a SIMD architecture performing modular arithmetic. Some instructions differ from a pure SIMD concept. The system is tuned for special purpose computations. As a sample application suitable for the presented chip set, an RSA like enciphering method (MRSA) is shown

Published in:

Massively Parallel Computing Systems, 1994., Proceedings of the First International Conference on

Date of Conference:

2-6 May 1994