Top-down lower bounds for depth 3 circuits | IEEE Conference Publication | IEEE Xplore