By Topic

Via hole studies on a monolithic 2-20 GHz distributed amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
C. Yuen ; Varian Res. Center, Palo Alto, CA, USA ; S. G. Bandy ; S. Salimian ; C. B. Cooper
more authors

The effect of source inductance on the performance of a distributed amplifier is investigated. A simple theoretical analysis shows that optimum performance is obtained with as low a source inductance as possible (as would be intuitively expected), and that the flattest gain and minimum gate line attenuation occur with the inductance common to the whole amplifier rather than parceled out to each FET individually, as would occur for a MIC distributed amplifier. A novel through-the-wafer via hole process has been developed for a low-inductance contact on monolithic circuits. A 2-20 GHz variable-gate-width monolithic distributed amplifier fabricated with this via-hole grounding technique has demonstrated a 2-dB gain improvement as well as a flatter gain profile compared to that without via grounding. Evidence is presented that indicates that MMIC (monolithic microwave integrated circuit) designs may not be as ideal as expected with regard to being typified by the common inductance case

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:36 ,  Issue: 7 )