By Topic

A new approach for computing multidimensional DFT's on parallel machines and its implementation on the iPSC/860 hypercube

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
G. Kechriotis ; AWARE Inc., Cambridge, MA, USA ; Myoung An ; M. Bletsas ; R. Tolimieri
more authors

Proposes a new approach for computing multidimensional DFTs that reduces interprocessor communications and is therefore suitable for efficient implementation on a variety of multiprocessor platforms including MIMD supercomputers and clusters of workstations. Group theoretic concepts are used to formulate a flexible computational strategy that hybrids the reduced transform algorithm (RTA) with the Good-Thomas factorization and can deal efficiently with non-power-of-two sizes without resorting to zero-padding. The RTA algorithm is employed not as a data processing but rather as a bookkeeping tool in order to decompose the problem into many smaller size subproblems (lines) that can be solved independently by the processors. Implementation issues on an Intel iPSC/i860 hypercube are discussed and timing results for large 2D and 3D DFTs with index sets in Z/MP×Z/KP and Z/N×Z/MP×Z/KP respectively are provided, where N, M, K are powers-of-two and P is a small prime number such as 3, 5, or 7. The nonoptimized realizations of the new hybrid RTA approach are shown to outperform by as much as 70% the optimized assembly coded realizations of the traditional row-column method on the iPSC/860

Published in:

IEEE Transactions on Signal Processing  (Volume:43 ,  Issue: 1 )