By Topic

Cross point assignment with global rerouting for general-architecture designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wen-Chung Kao ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Tai-Ming Parng

Cross point assignment (CPA) for designs of general architecture is a layout problem that has not been well addressed so far. It is done before detailed routing and is to decide for each net the exact crossing locations on the boundaries of global routing cells (GRC's). To complete the CPA for a whole chip, an order of GRC boundaries needs to be decided, then a sequence of single boundary cross point assignment (SBCPA) tasks are performed. In this paper, we present a tool that performs iteratively the CPA process integrated with global rerouting. The CPA process applies a set of heuristic rules for boundary ordering and employs the well-known linear assignment algorithm to solve the SBCPA problem. For the algorithm we develop a novel and comprehensive cost function that can, in addition to minimizing wire length and via count, reduce the effects of horizontal/vertical constraints, and consider globally the wire topologies in a GRC row or column. Moreover, by performing global rerouting based on accurate congestion status after each CPA iteration, the tool can produce, with a well-improved global wire routing, the final CPA result of each GRC. The result can usually be directly input to detailed routing with much higher completion rate and thus can relieve the efforts of post-routing clean up. This tool has been tested on several gate-array and sea-of-gates chips. In particular, the benchmark chips, Primary1 and Primary2 have been successfully routed with about 17% track usage improvement

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:14 ,  Issue: 3 )