By Topic

Analog front-end architectures for high-speed PRML magnetic read channels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pai, P.K.D. ; Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA ; Brewster, A.D. ; Abidi, A.A.

IC front-end architectures for a CMOS partial-response maximum likelihood magnetic read channel are re-examined. By organizing the front-end system components properly, several properties may be optimized; clock-recovery acquisition time can be minimized, sensitivity to ADC quantization noise may be reduced, and overall power and complexity may be minimized. Channel simulation reveals that efficient equalization may be carried out with an adaptive, continuous-time equalizer with only 4-poles, which increases drive packing densities over conventionally equalized channels. 1-/spl mu/m CMOS circuits necessary for realization of the desired 200 MHz front-end are designed, partially realized, and tested.<>

Published in:

Magnetics, IEEE Transactions on  (Volume:31 ,  Issue: 2 )