By Topic

Architecture and circuit design of a 6-GOPS signal processor for QAM demodulator applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
E. De Man ; Corp. Res. & Dev., Siemens AG, Munich, Germany ; M. Schulz ; R. Schmidmaier ; M. Schobinger
more authors

A QAM processor for applications in QAM demodulators with baud rates of up to 60 Mbaud and modulation schemes of up to 1024 QAM has been implemented on a single chip. The chip performs 11-tap complex-valued adaptive time-domain equalization and the complete digital base-band signal processing of high-capacity QAM demodulators. This includes frequency-domain slope equalization and the digital parts of the timing and carrier recovery as well as the gain and offset control for the A-to-D converters. The equalizer can be operated in baud spaced and half-baud spaced mode and can also be applied for cross-polarization interference cancellation. The computational power of the QAM processor exceeds 6 giga-multiply-accumulate operations per second. Fabricated in an 1.0-μm CMOS technology on a silicon area of 185 mm2 this 800 K-transistor chip demonstrates the potential of such low-cost technologies. The maximum clock frequency under worst-case conditions is 60 MHz. The corresponding power dissipation is 4.2 W

Published in:

IEEE Journal of Solid-State Circuits  (Volume:30 ,  Issue: 3 )