By Topic

System partitioning of MCMs for low power

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Khan, S.A. ; Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Madisetti, V.K.

Meeting the design challenges inherent in complex multichip modules that also reduce power dissipation is a daunting task, considering the number of constraints and the nonlinear cost functions explored early in the prototyping process. Current algorithms do not do the job. A new systematic approach combines commercial software with simple size-reduction and linearization methods that are largely unknown in the industry. The authors present results obtained from experiments with a set of large ICs

Published in:

Design & Test of Computers, IEEE  (Volume:12 ,  Issue: 1 )