By Topic

Simulation libraries for system-level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Richards, M.A. ; Adv. Res. Projects Agency, Arlington, VA, USA

Raising the level of design abstraction to achieve a system synthesis capability requires electronic design automation (EDA) tools for design capture, analysis and verification at the new level of abstraction, as well as tools for synthesis at the next lower level of abstraction. It is essential that simulation libraries exist that support the new toolset. In system synthesis, elements of the desired product functionality will be specified as combinations of functional primitives in a high-order language or as flowgraph representations. Implementation trade offs will require the designer to simulate the performance of these functions when implemented in ASICs, FPGAs, or software. Simulation will require extensive libraries of primitives and their performance characteristics on a wide variety of hardware and software implementations. The paper considers system synthesis and some problems in system-level simulation

Published in:

Computer  (Volume:28 ,  Issue: 2 )