By Topic

Suppression of boron penetration into an ultra-thin gate oxide (/spl les/7 nm) by using a stacked-amorphous-silicon (SAS) film

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shye Lin Wu ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Chung Len Lee ; Tan Fu Lei

The effect of boron penetration through an ultra-thin oxide (/spl les/7 nm) can be suppressed by using a stacked-amorphous-silicon (SAS) gate structure for pMOSFET. The SAS gate capacitor exhibits a smaller flat-band voltage shift, a lesser charge trapping and interface state generation rate, and a larger charge-to-breakdown than those of the as-deposited poly-Si (ADP) gate capacitor. The SiO/sub 2Si and poly-Si/SiO/sub 2/ interfaces of the SAS gate are also much smoother than those of the ADP gate,.<>

Published in:

Electron Devices Meeting, 1993. IEDM '93. Technical Digest., International

Date of Conference:

5-8 Dec. 1993