By Topic

High density integrated circuit design: simultaneous switching ground/power noises calculation for pin grid array packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bedouani, M. ; Bull Res. Center, Les Clayes sous Bois, France

The author presents basic electrical models to calculate equivalent inductances (noises) for a 179 pin grid array package as a function of ground/power/signals pin organizations. A full experimental inductances measurement based on time domain reflectometry and frequency method is also presented. A specific test vehicle was elaborated to avoid fixturing noise. Calculated and measured signal effective inductance values are compared. Each integrated circuit logic family has a specific switching point. Thus, adequate ground/power/signal organization depends on the technology used. For some logic families like TTL (transistor transistor logic) and DCFL in silicon and GaAs technologies, the switching point near the ground voltage indicates that the critical path is ground. On other hand, the internal switching current becomes comparable to the input buffers (30-50 mA/ns). Thus, the ground/signal/power organization of output buffers must take into account the internal logic I/O's (input/outputs). The noises are as function of the number of IO buffers and internal logic IO gates

Published in:

Electronic Components and Technology Conference, 1993. Proceedings., 43rd

Date of Conference:

1-4 Jun 1993