Referenced Items are not available for this document.
The paper presents an analytical model of a whole disk array architecture, XDAC, which consists of several major subsystems and features: the two-dimensional array structure; IO-bus with split transaction protocol; and cache for processing multiple I/O requests in parallel. Our modelling approach is based on a subsystem access time per request (SATPR) concept, in which we model for each subsystem the mean access time per disk array request. The model is fed with a given set of representative workload parameters and then used to conduct performance analysis for exploring the impact of fork/join synchronization as well as evaluating some architectural design issues of the XDAC system. Moreover, by comparing the SATPRs of subsystems, we can identify the bottleneck for performance improvements
Published in:
Parallel and Distributed Processing, 1994. Proceedings. Sixth IEEE Symposium on
Date of Conference: 26-29 Oct 1994
- Page(s):
- 620 - 627
- Meeting Date :
- 26 Oct 1994-29 Oct 1994
- Print ISBN:
- 0-8186-6427-4
- INSPEC Accession Number:
- 4818486
- Conference Location :
- Dallas, TX
- Digital Object Identifier :
- 10.1109/SPDP.1994.346115
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
