By Topic

25 ps resolution, 12-bit, 64 channel FASTBUS time-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sobczynski, C.W. ; Kinetics Syst. Corp., Lockport, IL, USA ; Haynes, B.W. ; Skubic, M.J. ; Thielman, H.L.

The design and performance of a 64-channel time-to-digital converter are presented. The full-scale time range of 100 ns is digitized to 12 bits, providing 25-ps resolution. Surface-mount components and digital correction techniques have been used to achieve both the high density and high performance of the device, which is housed in a single-width FASTBUS module. Efficient readout capabilities, including sparse data scans and block transfers of zero-suppressed channel data, are provided. The device also features common start operation linearity over the 100-ns full-scale time range on the order of ±50 ps, fast clear time (200 ns) and conversion time (300 μm); and onboard pedestal subtraction and hit register

Published in:

Nuclear Science, IEEE Transactions on  (Volume:36 ,  Issue: 1 )