By Topic

A 125 Mbs CMOS all-digital data transceiver using synchronous uniform sampling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bin Guo ; Adv. Micro Devices Inc., Sunnyvale, CA, USA ; Hsu, A. ; Yun-che Wang ; Kubinec, J.

A 125 Mb/s all digital monolithic transceiver circuit using a 0.8 /spl mu/m, double-metal digital CMOS process is intended for the digital transceiver core of a CMOS VLSI FDDI chip. All components used are digital with no biasing or analog control. The circuit recovers any arbitrary binary sequence and is readily implemented in digital CMOS technology.<>

Published in:

Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International

Date of Conference:

16-18 Feb. 1994