By Topic

A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
R. Hogervorst ; Delft Univ. of Technol., Netherlands ; J. P. Tero ; R. G. H. Eschauzier ; J. H. Huijsing

The design of low-cost mixed/mode VLSI systems requires compact power-efficient library cells with a good performance. Digital library cells fully benefit from the continuing down-scaling of CMOS processes, since these cells contain minimum-size components. Analog library cells, such as the op amp, cannot be designed using minimum-size transistors, for reasons of gain, offset, etc. Moreover, low-voltage rail-to-rail requirements complicate the design. To obtain compact low-voltage analog cells with a good performance, simple power-efficient designs need to be developed. This paper presents a compact two-stage 3 V CMOS opamp that is suitable as a VLSI library cell because of its small die area.<>

Published in:

Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International

Date of Conference:

16-18 Feb. 1994