By Topic

On instruction windowing for fine grain parallelism in high-performance processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Torng, H.C. ; Sch. of Electr. Eng., Cornell Univ., Ithaca, NY, USA ; Dwyer, H. ; Marr, D.

Fine grain parallelism is an effective approach to enhancing processor performance through multiple and possibly out of order instruction issue and execution. The authors define, design and evaluate a basic central window, which works with a dynamic instruction stream. Several schemes are presented to reduce the window's potential impact on processor cycle time and its hardware cost. It is shown that a central window can function effectively as a buffer for speculative execution and for handling interrupts and exceptions

Published in:

Computers and Communications, 1993., Twelfth Annual International Phoenix Conference on

Date of Conference:

23-26 Mar 1993