By Topic

A systolic computation scheme of time-delay neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
M. Perez-Castellanos ; Fac. de Inf., Univ. Politecnica de Madrid, Spain ; V. Rodellar ; J. Bobadilla ; V. Peinado
more authors

The basic idea developed in this paper is to study the viability of computing a TDNN algorithm in a systolic architecture. The main problem to adopt this kind of solution resides in the presence of the digital filter part of the NN algorithm. Such an irregularity requires the inclusion of some additional external hardware for the proper treatment of the data inputs to the pipeline. The external hardware proposed consists in two similar elements named distributor and collector. The complete algorithm is computed with the restriction of having available a pipeline of only four processors due to limitations in the area of silicon. To solve this problem, some partitioning and mapping techniques have been applied. Finally a brief discussion regarding performance aspects and conclusions are presented

Published in:

Circuits and Systems, 1993., Proceedings of the 36th Midwest Symposium on

Date of Conference:

16-18 Aug 1993